Regviz

Microchip Technology /ATSAMV71J21B /QSPI /SCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/QSPI/SCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CPOL)CPOL 0 (CPHA)CPHA 0SCBR0DLYBS

Description

Serial Clock Register

Fields

CPOL

Clock Polarity
CPHA

Clock Phase
SCBR

Serial Clock Baud Rate
DLYBS

Delay Before QSCK

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data